PATENT ABSTRACTS OF JAPAN

(11)Publication number:

02-021622

(43) Date of publication of application: 24.01.1990

(51)Int.CL

H01L 21/321

(21)Application number: 63-170623

3-170623 (71)*A*

(71)Applicant : NEC CORP

(22)Date of filing:

08.07.1988

(72)Inventor: HIRANO YOSHIYUKI


(54) SEMICONDUCTOR DEVICE

(57) Abstract:

PURPOSE: To obtain a highly reliable semiconductor device wherein etching resistance and humidity resistance are improved, by constituting a protecting insulative film formed to be on the periphery of a metal pad and on a metal wiring, of a first insulative film formed by CVD method, a second insulating film formed by spin-coating method, and a third insulative film formed by CVD method.

CONSTITUTION: On a semiconductor substrate 1, an Al pad 3 and Al wirings 4A, 4B are formed, via an interlayer insulative film 2 composed of a silicon oxide film and the like. On the periphery of the Al pad 3 and on the Al wirings 4A, 4B, a passivation film composed of a three-layered insulative film is formed. That is, said passivation film is constituted of a first insulative film 5 composed of silicon oxide film formed by normal pressure or reduced pressure CVD method, a second insulative film 6 composed of a silicon oxide film formed by spin-coating method, and a third insulative

film 7 composed of silicon nitride film formed by plasma CVD method.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

C pyright (C); 1998,2000 Japan Patent Office

(19) Japan Patent Office (JP)

Laid-Open Patent Application

Hei 2 - 21622

(12) Publication of Laid-Open Patent Application (A)

(43) Publ.: January 24, 1990

(51) Int. Cl⁵

Class. Symbol

Internal No.

H Ó1 L

22/321

6824 – 5F

H 01 L 21/92

C

Evaluation requested/ not requested

Number of claims: 1

(Total 3 pages in the original)

(54) Tile of the Invention:

SEMICONDUCTOR DEVICE

(21) Patent Application:

Sho 63 – 170623

(22) Filing Date:

July 8, 1988

(72) Inventor:

Name:

Yoshiyuki HIRANO

Address:

NEC Corporation

33 - 1, Shiba 5-chome, Minato-ku, Tokyo

(71) Applicant:

Name:

NEC Corporation

Address:

33 – 1, Shiba 5-chome, Minato-ku, Tokyo

(74) Agent:

Patent Agent: Shin UCHIHARA

Japanese Laid-Open Patent Application Hei 2 – 21622

Specification

Title of the Invention:

SEMOCONDUCTOR DEVICE

Scope of Claims:

A semiconductor device, wherein, in a semiconductor device that has a metal pad and metal wiring formed on a semiconductor substrate via an interlayer insulation film, a protective insulation film that is formed around the periphery of the metal pad and on the metal wiring, and a protrusion electrode formed on the metal pad via a metal layer for a barrier, the protective insulation film is comprised of a 1st insulation film formed using a CVD method, a 2nd insulation film formed using a spin-coating method and a 3rd insulation film formed using the CVD method, which all are formed consecutively.

Detailed Explanation of the Invention:

[Industrial Application]

The present invention relates to a semiconductor device, and relates in particular to a structure of a protective insulation film in the semiconductor device that has a protrusion electrode for gang bonding.

-2-

[Prior Art]

Conventionally, this type of semiconductor device has had the structure shown in Fig. 2.

In Fig. 2, '1' is a semiconductor substrate, '2' is an interlayer insulation film, '3' is an Al pad for the extraction to outside, and '4A' and '4B' are internal Al wiring formed at a minimum interval. Then, a protective insulation film (hereafter referred to as a 'passivation film') formed on the Al wiring 4A and 4B and around the periphery of the Al pad 3 is a two-layer structure comprised of an silicon oxide film 10 with $0.5-1.0~\mu m$ of a thickness formed using the CVD method at normal pressure or a low pressure and a nitride film 11 with $0.2-1.0~\mu m$ of thickness formed using a plasma CVD method where there are fewer pinholes.

Then, a protrusion electrode (hereafter referred to as a 'bump') 9 is formed in the center of the Al pad via a barrier metal 8. At this time, the barrier metal 8 is formed with a film that has two or more layers, such as titanium – palladium, titanium – platinum, titanium – copper – gold, or chrome – copper – gold, and the bump is formed with a material, such as gold, copper or solder.

[Problems Overcome by the Invention]

However, in the passivation film in the above-mentioned conventional semiconductor device, a concave portion 12 or/and a hollow portion 13 is/are easily formed in between the Al wiring 4A and 4B, and in the case that the bump 9 is formed in the posterior process and the barrier metal 8 is removed by etching, the regions where these concave portion 12 and hollow portion 13 have been formed are weak with respect to the etching, so that there is a defect of the Al wiring 4A & 4B under the regions also becoming etched. Further, even in the case that the Al wiring are not etched, moisture resistance becomes deteriorated due to pinhole(s), with the problem of decreased reliability.

The objective of the present invention is to provide a semiconductor device with high reliability that has a passivation film where the etching resistance and the moisture resistance are improved.

[Problem Resolution Means]

Concerning the semiconductor device of the present invention, in a semiconductor device that has a metal pad and metal wiring, formed on a semiconductor substrate via an interlayer insulation film, a protective insulation film formed around the periphery of the above-mentioned metal pad and on the above-mentioned metal wiring, and a protrusion electrode formed on the above-mentioned metal pad via a metal layer for a barrier,

the above-mentioned protective insulation film is comprised of a 1st insulation film formed using a CVD method, a 2nd insulation film formed using a spin-coating method and a 3rd insulation film formed using the CVD method, which all are formed consecutively.

[Embodiment]

An embodiment of the present invention is explained hereafter, with reference to the drawings.

Fig. 1 is a cross-sectional view of an embodiment for the present invention.

In Fig. 1, the Al pad 3 and the Al wiring 4A & 4B are formed on the semiconductor substrate 1 via the interlayer insulation film 2 comprised of silicon oxide generally. Then, a passivation film comprised of a three-layer insulation film is formed around the periphery of the Al pad 3 and on the Al wiring 4A & 4B.

Specifically, the passivation film is constructed with a 1^{st} insulation film comprised of a silicon oxide film, which has $0.1-0.3~\mu m$ of thickness and is formed using the CVD method under a normal pressure or a low pressure; a 2^{nd} insulation film 6 comprised of a silicon oxide film, which has $0.3-0.5~\mu m$ of thickness and is formed using the spin-coating method; and a 3^{rd} insulation film 7 comprised of a silicon nitride film, which has less pinhole(s), has approximately $0.5~\mu m$ of thickness and is formed using the plasma CVD

method. Then, the bump 9, which is comprised with gold or copper generally, is formed via the barrier metal 8, which has $0.1-0.5 \mu m$ of thickness and is comprised of titanium – copper or titanium – gold generally.

In the present embodiment constructed as mentioned above, since the passivation film is formed with a three-layer insulation film, no hollow portion or concave portion is formed between the Al wiring 4A and 4B, because the 2nd insulation film 6 is formed using the spin-coating method. Therefore, in the case of etching the barrier metal 8 in the posterior process, the Al wiring 4A & 4B will not be etched, resulting in the improvement of moisture resistance, as well.

[Efficacy of the Invention]

As explained above, in the present invention, protective insulation film, formed around the periphery of the metal pad and on the metal wiring, is comprised of a 1st insulation film formed using the CVD method, a 2nd insulation film formed using the spin-coating method and a 3rd insulation film formed using the CVD method, resulting in the improvement of the etching resistance and moisture resistance, so that a semiconductor device that has a high reliability can be obtained.

Japanese Laid-Open Patent Application Hei 2 – 21622

Brief Explanation of Drawings:

Fig. 1 is a cross-sectional view of an embodiment of the present invention, and Fig. 2 is a

cross-sectional view of a conventional semiconductor device.

1 ... semiconductor substrate, 2 ... interlayer insulation film, 3 ... Al pad, 4A & 4B ... Al

wiring, 5 ... 1st insulation film, 6 ... 2nd insulation film, 7 ... 3rd insulation film, 8 ... barrier

metal, 9 ... bump, 10 ... silicon oxide film, 11 ... nitride film, 12 ... concave portion, 13 ...

hollow portion

Agent:

Patent agent: Shin UCHIHARA

-7-

Japanese Laid-Open Patent Application Hei 2 – 21622

1: Semiconductor substrate

5: 1st insulation film

2: Interlayer insulation film


6: 2nd insulation film

3: Al pad

7: 3rd insulation film

4A & 4B: Al wiring

8: Barrier metal



9: Bump

12: Concave portion

10: Silicon oxide film

13: Hollow portion

11: Nitride film




FIG. 2

⑬日本国特許庁(JP)

⑩特許出願公開

母公開特許公報(A) 平2-21622

⑤ Int. CI. ³

識別記号

庁内整理番号

19公開 平成2年(1990)1月24日

H 01 L 21/321

6824-5F H 01 L 21/92

С

審査請求 未請求 請求項の数 1 (全3頁)

公発明の名称 半導体装置

②特 願 昭63-170623 ②出 願 昭63(1988)7月8日

@発明者 平野 芳行

東京都港区芝 5 丁目33番 1 号 日本電気株式会社内

⑩出 願 人 日本電気株式会社 東京都港区芝5丁目33番1号

邳代 理 人 弁理士 内 原 晋

明相書

発明の名称

1半導体装置

特許請求の範囲

半導体基板上に層間絶縁膜を介して形成された 金属パッドと金属配線と、前配金属パッドと金属配線上に形成された保護用絶 緑膜と、前配金属パッド上にパリア用の金属原 緑膜と、前配金属パッド上にパリア用の金属原 がして形成された突起電極を有する半導体を置 において、前記保護用絶縁腹は順次形成された でとりしまる第1の絶縁膜と回転塗布法にと 第2の絶縁膜とCVD法による第3の絶縁膜とか ら構成されていることを特徴とする半導体装置

発明の詳細な説明

〔産業上の利用分野〕

本発明は半導体装置に関し、特にギャングボンディング用の突起電極を有する半導体装置の保護

用絶縁膜の構造に関する。

. 〔従来の技術〕

従来、この種の半導体装置は、第2図に示すような構造を有していた。

第2図において、1は半導体基板、2は層間絶縁膜、3は外部引き出し用のA g パッド、4 A A A B B は最小間隔で形成された内部のA g 配線でおび A g パッド 3 の周辺上に形成される保護用絶縁以 (以下パッシベーション膜という)は、常圧もしくは低圧のC V D 法による厚さ 0 . 5~1 . 0 μmの酸化シリコン膜 1 0 と ピンホールの少ない プラズマC V D 法による厚さ 0 . 2~1 . 0 μmの 酸化脱 1 1 の 2 層構造となっていた。

そして、A & パッド中央部にはバリアメタル 8 を介して突起電極 (以下バンアという) 9 が形成されている。この時パリアメタル 8 はチタンーパラジウム、チタンー白金、チタンー銅ー金、クロムー 銅ー金などの 2 層以上の酸で形成される。プは金、銅、半田などの材料で形成される。

(発明が解決しようとする課題)

しかしながら、上述した世界体表の半導体を表現 4 B は 1 3 が 8 に 2 や 2 の 8 記録 4 A A マクロ 8 に 2 や 2 の 8 に 3 が 8 に 3 の 8 に 4 B を 2 の 7 な 2 を 3 の 8 に 4 B を 2 や 2 の 8 に 4 C な 3 の 8 に 4 C な 4 C な 5 で 5 で 6 に 4 C な 5 で 6 に 4 C な 5 で 6 に

本発明の目的は、耐エッチング性および耐湿性 の向上したパッシベーション腺を有する信頼性の 高い半導体装置を提供することにある。

(譲題を解決するための手段)

本発明の半導体装置は、半導体基板上に層間絶縁膜を介して形成された金属パッドと金属配線と、前記金属パッドの周辺部上および前記金属配線上に形成された保護用絶縁膜と、前記金属パッ

ド上にバリア用の金属順を介して形成された突起 電極を有する半導体装置において、前紀保護用絶 縁膜は順次形成されたCVD法による第1の絶縁 限と回転塗布法による第2の絶縁膜とCVD法に よる第3の絶縁膜とから構成されているものであ る。

(実施例)

次に、本発明の実施例について図面を参照して 説明する。

第1団は本発明の一実施例の断面図である。

第1図において、半導体基板1上には、酸化シリコン膜等からなる層間絶縁膜2を介してAgパッド3及びAg配線4A、4Bが形成されている。そして、Agパッド3の周辺部上及びAg配線4A、4B上には、3層の絶縁膜からなるパッシペーション膜が形成されている。

すなわち、パッシベージョン度は、常圧または低圧CVD法による厚さO.1~O.3μmの酸化シリコン腹からなる第1の地球膜5と、回転速布法による厚さO.3~O.5μmの酸化シリコ

ン 腹からなる第2の絶縁腹6と、ピンホールの少ないプラズマCVD法による厚さ約0.5μmの22にシリコン膜からなる第3の絶縁膜7とから構成されている。そして、AIバッド3の中央部には、厚さ0.1~0.5μmのチタンー鎖、チタンー金等からなるバリアメタル8を介して金や網等からなるバンプ9が形成されている。

このように構成された本実施例においては、パッシベーションでの絶縁膜を強って形成されたのになっため、特に第2の絶縁膜6が回転途布法により、Ag配級4A、4Bが形成されることはなくないのとなる。せいでした場合でも、Ag配級4A、4Bがエッチングされることはなくなり、耐湿性も向上したものとなる。

(発明の効果)

以上説明したように本発明は、金属バッドの周辺部上および金属配線上に形成される保護用絶縁 腹を、CVD法による第1の絶縁膜と回転遠布法 による第2の絶縁限とCVD法による第3の絶縁 限とで構成することにより、耐エッチング性およ び耐湿性が向上するため、信頼性の高い半導体装 涩が待られる。

図面の簡単な説明

第1図は本発明の一実施例の断面図、第2図は 従来の半導体装置の断面図である。

代理人 弁理士 內 原



特開平2-21622(3)

